



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/928,975	08/13/2001	Scott Brad Herner	10519-57	7752	
75	01/06/2003				
William A. Webb			EXAMINER		
P.O. BOX 1039			MAGEE, THOMAS J ART UNIT PAPER NUMBER		
CHICAGO, IL	00011				
			2811		
			DATE MAILED: 01/06/2003	DATE MAILED: 01/06/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	oplicant(s)			
Office Action Summary		09/928,975	HERNER ET AL			
		Examiner	Art Unit			
		Thomas J. Magee	2811			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status	Page and the communication (c) filed on 30 (October 2002				
1)[Responsive to communication(s) filed on 30 C This action is FINAL . 2b) Th	is action is non-final.				
2a)☐	,		prosecution as to the merits is			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4)⊠ Claim(s) <u>1-8</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-8</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
14) 🗌 A	14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
2) 🔲 Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) 4	5) Notice of Informa	ry (PTO-413) Paper No(s) I Patent Application (PTO-152)			
U.S. Patent and T	rademark Office					

Art Unit: 2811

DETAILED ACTION

Claim Rejections – 35 U.S.C. 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hu et al. (US 2002/0045342 A1) in view of Wilson et al. ("Handbook of Multilevel Metallization for Integrated Circuits,"Noyes Publ.,Westwood, New Jersey (1993), pp. 44 50), Nakayama et al. ("Excellent Process Control Technology for Highly Manufacturable And High Performance 0.18 um CMOS LSIs," IEEE Digest of Technical Papers, Symposium on VLSI Technology (1998), pp. 146 147) and Spinelli et al. ("An improved Formula for the Determination of the Polysilicon Doping," IEEE Electron Device Letters, Vol. 22, No. 6, (June, 2001) pp. 281 283).

Hu et al. disclose a device (with line widths < 0.25 um) comprising: a first (doped) silicon layer (214) (Figure 2E) deposited atop a (second) silicon layer (216) with incorporated dopants (1 x 10($^{\circ}$)18 to 5 x 10($^{\circ}$)21 atoms/cm($^{\circ}$)3) (page 7, lines 11 – 13) and an overlying titanium layer (218), which, after annealing forms low resistivity C54 titanium silicide. Hu et al. do not explicitly disclose the doping concentration of the first

Art Unit: 2811

silicon layer, but typical doping of silicon over gate oxides is in the range, 10(^)19 to 10(^)20/cm(^)3 (See for example, Spinelli et al., page 282, Figure 2). The thickness ratio for the silicon/titanium layers is not disclosed, but can be calculated, where t(1) = 5 to 100 Angstroms (page 3, 2nd paragraph), and t(2) = 50 to 200 Angstroms (page 3, 3rd paragraph). Using maximum values, t(1)/t(2) = 0.5. Hu et al. stress the importance of both grain size and nucleation sites as determinants of resistivity and "fine line effect." This result is further disclosed by Wilson et al., who disclose (See Figure 16) that the sheet resistance of titanium silicide (formed by annealing) as a function of initial Ti layer thickness decreases rapidly and reaches a relatively saturated zone for thicknesses > 700 Angstroms, where sheet resistances are less than 3 ohms/square for t greater than approximately 500 Angstroms. Since, in this case, the substrate thickness, t1, is large with respect to the layer thickness, t2, there is no apparent (t1/t2) dependence and the results are almost identical to the graphical data recited by Applicant. Furthermore, if the ratio, t1/t2, is small, it would be obvious that all of the Si would be consumed during annealing, thereby forming a stable titanium silicide contact of low contact resistance. Additionally, Nakayama et al. disclose for 0.18 and 0.25 um lines that the low sheet resistance (less than 2 ohms/square) associated with uniform titanium silicide (C54) formation can be obtained with no fine line effect. Hence, the attainment of low sheet resistance titanium silicide layers of small line width is considered a product-by-process limitation. "Even though product-by-process claims are limited and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-

Art Unit: 2811

process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

4. Claims 2 – 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hu et al. in view of Wilson et al., Nakayama et al., and Spinelli et al., as applied to Claim 1 above.

There is no statistical difference between values of t1 equal to 2.2(t2) and 2.3(t2) +/-0.1(t2), hence these claims, as recited, are overlapping and redundant. Further, Hu et al. utilize thicknesses that are comparable to values recited in Claim 4. It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the silicide layer using the claimed thicknesses of silicon and titanium, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges invol- ves only routine skill in the art (In re Aller, 105 USPQ 233).

5. Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hu et al., in view of Wilson et al., Nakayama et al., and Spinelli et al., as applied to Claim 1. Hu et al.disclose (page 2, right side, last paragraph) the use of doped silicon or polysilicon in the first semiconductor region. Although Hu et al. do not disclose the volume concentration or the dopant, it is commonly known that boron is used as a p-type

Art Unit: 2811

dopant and it would be obvious to one of ordinary skill in the art to deploy a borondoped layer to obtain a p-doped material in the word line stack.

6. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hu et al. in view of Wilson et al., Nakayama et al., and Spinelli et al.

As discussed earlier, the deployment of first silicon regions of doping concentrations in The range of 10(^)20/cm(^)3 is routine in the art for gate structures (Spinelli et al., Figure 2)

Hu et al. disclose a structure of approximately 0.25 um in width, having a doped first semiconductor region and titanium silicide conductors overlying the first semiconductor region that are all in the low resistivity C54 phase. Although Hu et al. do not disclose the sheet resistances of the Ohmic contacts, it is known (Wilson et al.) for a C54 phase titanium silicide layer that for a range of thicknesses, the sheet resistances will be less than 3 ohms/square. Similarly, Nakayama et al. disclose (Figure 5) for structures of 0.15 and 0.25 um width, t(1)/t(2) = 0.5, sheet resistances below 2.0 ohms/square. Hence, the attainment of low sheet resistance titanium silicide layers of small line width is considered a product-by-process limitation. "Even though product-by-process claims are limited and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a

Art Unit: 2811

different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

7. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hu et al. in view of Wilson et al., Nakayama et al., and Spinelli et al., as applied to Claim 1.

Hu et al. disclose a semiconductor memory (3D) array (page 1, 1st three partagraphs).

Response to Arguments

8. Applicant's arguments in regard to Claims 1 – 8 have been carefully considered, but have been found to be unpersuasive. The arguments do not comply with 37 CFR 1.111(c) because they do not clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. Further, they do not show how the amendments avoid such references or objections. In particular. Applicant has not clearly and definitively shown that "fine line effect" can be eliminated with the approach recited. In addition, arguments presented are considered moot in view of the new ground(s) of rejection.

Conclusions

Any inquiry concerning this communication or earlier communications from the
 Examiner should be directed to Thomas Magee, whose telephone number is (703) 305
 The Examiner can normally be reached on Monday through Friday from 8:30AM

to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Tom Thomas**, can be reached on **(703) 308-2772.**. The fax number for the organization where this application or proceeding is assigned is **(703) 308-7722.**

Thomas Magee December 31, 2002

TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800